Find out how a common Reed-Solomon Forward Error Correction (RS FEC) implementation in the Ethernet physical layer can help SoC designers keep silicon footprint small and power consumption low, even at high-speeds beyond 10Gbps.
Register below to download this white paper from Synopsys.