Optimizing for best power during place and route in low power SoC designs

IC designers leverage place-and-route software for power-sensitive designs to optimize power first while considering performance, avoiding power recovery late in the flow. Design teams will always strive to achieve the best possible performance, power and area (PPA). Aprisa helps designers converge on the best PPA possible.

Download this white paper…

Email*
Name*
First Last
Company*
Job Title*
Address*
Street Address Address Line 2 City State / Province / Region ZIP / Postal Code Country
Phone

White Papers, Tech Notes, Catalogs and Case Studies

Search White Papers

Optimizing for best power during place and route in low power SoC designs