Clock signal quality is heavily dependent on phase noise and jitter—managing both is essential for high-performance applications. Often a jitter attenuating clock IC or phase-locked loop (PLL) is used to produce low jitter clocks, but one challenging element in designing with PLLs is choosing the “right” loop bandwidth for an application. Learn about PLL bandwidth optimization, and low-cost, high-performance options for jitter attenuation.
