Engineering White Papers

White Papers, Catalogs, Case Studies and Resources for Engineers and Professionals

White Papers, Tech Notes, Catalogs and Case Studies

Search White Papers

  • 3D Printing
  • Fastening & Joining
  • Fluid Power
  • Electronics / EE
  • Motion Control
  • Networks
  • Software

Optimizing Phase-Locked Loop Bandwidth with Digital PLL Clock Generators/Jitter Attenuators

November 6, 2019 By

Clock signal quality is heavily dependent on phase noise and jitter—managing both is essential for high-performance applications. Often a jitter attenuating clock IC or phase-locked loop (PLL) is used to produce low jitter clocks, but one challenging element in designing with PLLs is choosing the “right” loop bandwidth for an application. Learn about PLL bandwidth optimization, and low-cost, high-performance options for jitter attenuation.

Filed Under: Electronics / EE, Silicon Labs, White Papers

Search White Papers

Archives

Categories

3D CAD 3D Printing 3D Systems Actuators Advanced Materials Ametek Arena Solutions Automation Bearings BWC Cables Catalogs CFD Electronics / EE Encoders Faro Fastening & Joining Fluid Power Haydon Kerk HP Hydraulics Intel IoT Linear Motion Mechanical Medical Mentor Graphics MicroMo Motion Control Motors National Instruments New White Papers Pneumatics Rapid Prototyping ROLLON Sensors Siemens Silicon Labs Solar SolidWorks Spirol Stratasys Test & Measurement White Papers Wind Power

Copyright © 2021 · WTWH Media, LLC · Privacy Policy