This paper addresses several of the pervasive myths within the PCB verification market, such as the need for post-layout PCB verification on high-speed designs only. Additionally, it discusses how a designer can seamlessly integrate with the PCB design process to find issues that are often missed by current PCB verification methods.