Large System on Chip (SoC) designs present many challenges to all design disciplines, including design-fortest (DFT). By taking a divide-and-conquer approach to test, significant savings in tool runtime and memory consumption can be realized. This whitepaper describes the basic components of a hierarchical DFT methodology, the benefits that it provides, and the tool automation that is available through Mentor’s Tessent tool suite.
Download my copy by completing the form below.